Sk

	Application	Application No.		Applicant(s)	
Notice of Allowability	10/707,759		KU ET AL.	KU ET AL.	
	Examiner		Art Unit		
	PHUC T. DA	NG	2818		
The MAILING DATE of this communication apper All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT R of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAIN) or other apprIGHTS. This	S) CLOSED in opriate commapplication is s	n this application. If no unication will be mailed	ot included d in due course. THIS	
1. This communication is responsive to <u>January 9, 2004</u> .					
2. The allowed claim(s) is/are 1-20.			•		
3. The drawings filed on 15 November 2004 are accepted by the Examiner.					
4. Acknowledgment is made of a claim for foreign priority up a) All b) Some* c) None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 3. Copies of the certified copies of the priority do International Bureau (PCT Rule 17.2(a)). * Certified copies not received: Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	e been receive e been receive ecuments have of this commi	ed. bed in Application been receive	on No In this national stage		
 5. A SUBSTITUTE OATH OR DECLARATION must be subminformal patent application (PTO-152) which give 6. CORRECTED DRAWINGS (as "replacement sheets") must (a) including changes required by the Notice of Draftspers 	es reason(s) v st be submitte	vhy the oath o d.	r declaration is deficie	nt.	
1) hereto or 2) to Paper No./Mail Date					
(b) including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date					
Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d).					
7. DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.					
Attachment(s) 1. ☑ Notice of References Cited (PTO-892) 2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)			nformal Patent Applicat	tion (PTO-152)	
_		6. ☐ Interview Summary (PTO-413), Paper No./Mail Date			
 3. Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date 010904 4. Examiner's Comment Regarding Requirement for Deposit of Biological Material 	8.		S Amendment/Commer S Statement of Reason —		
PH V PR i I	C T. D	ANG KAMINER	De Langgoh	mV	

Application/Control Number: 10/707,759 Page 2

Art Unit: 2818

DETAILED ACTION

Examiner's Statement of Reasons for Allowance

1. Claims 1-20 are allowed.

2. The following is an examiner's statement of reasons for allowance:

None of the prior art teaches a method for fabricating a gate structure for a semiconductor device, the gate structure being formed on a substrate, the gate being adjacent to a dielectric material having a top surface, the method comprising the step of removing a first potion of the silicon layer and a first portion of the inner spacer layer, so that the top surface of the dielectric material is exposed and a second portion of the silicon layer and a second portion of the inner spacer layer remain in the gate region and have surfaces coplanar with the top surface in combination with the other steps found in the independent method claims 1.

None of the prior art teaches a method for fabricating a gate structure for a semiconductor device, the gate structure being formed on a substrate, the gate being adjacent to a dielectric material having a top surface, the method comprising the step of removing a first potion of the silicon layer, so that the top surface of the dielectric material is exposed and a second portion of the silicon layer remains in the gate region and has a surface coplanar with the top surface in combination with the other steps found in the independent method claims 8.

None of the prior art teaches a semiconductor device having a gate structure on a substrate, the gate structure being adjacent to a dielectric material having a top surface, the device comprising a silicide structure having an upper surface coplanar with the top surface.

Application/Control Number: 10/707,759

Page 3

Art Unit: 2818

Wherein the gate region is characterized as a trench having a bottom and sidewalls, the gate

dielectric overlies the bottom of the trench, the inner spacer layer is in contact with the sidewalls

of the trench, and the silicide structure fills the trench in combination with the other structure in

the apparatus independent claim 15.

3. Any inquiry concerning this communication or earlier communications from the examiner

should be directed to Phuc T. Dang whose telephone number is (571) 272-1776. The examiner

can normally be reached on 8:00 am-5:00 pm.

4. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

David C. Nelms can be reached on (571) 272-1787. The fax phone numbers for the organization

where this application or proceeding is assigned are 703-872-9306 for regular communications

and for After Final communications.

5. Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is 703-308-0956.

Langgohur

Phuc T. Dang

PD

Primary Examiner

Art Unit 2818